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Abstract: This report provides memory-aware heuristics to schedule tasks graphs onto het-
erogeneous resources, such as a dual-memory cluster equipped with multicores and a dedicated
accelerator (FPGA or GPU). Each task has a different processing time for either resource. The
optimization objective is to schedule the graph so as to minimize execution time, given the avail-
able memory for each resource type. In addition to ordering the tasks, we must also decide on
which resource to execute them, given their computation requirement and the memory currently
available on each resource. The major contributions of this report are twofold: (i) the derivation
of an intricate integer linear program formulation for this scheduling problem; and (ii) the design
of memory-aware heuristics, which outperform the reference heuristics HEFT and MinMin on a
wide variety of problem instances. The absolute performance of these heuristics is assessed for
small-size graphs, with up to 30 tasks, thanks to the linear program.
Key-words: Scheduling, Memory-aware, Graph traversal, Linear Program, Heterogeneous re-
sources
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† University of Tennessee Knoxville, USA
Ordonnancement de liste sous contraintes
me´moire pour plateformes hybrides
Re´sume´ : Ce rapport fournit des heuristiques d’ordonnancement de graphes
de taˆches sur des ressources he´te´roge`nes avec contrainte me´moire, telles les clus-
ters e´quipe´s de multicores et d’acce´le´rateurs de´die´s (FPGA ou GPU). Chaque
taˆche a un temps de traitement diffe´rent sur chaque ressource. L’objectif est
d’ordonnancer le graphe de fac¸on a` minimiser le temps d’exe´cution, e´tant donne´
la quantite´ de me´moire disponible pour chaque ressource. En plus de l’ordre
dans lequel les taˆches doivent eˆtre accomplies, il faut aussi de´cider sur quelle
ressource elles seront exe´cute´es. Les contributions majeures de ce rapport sont:
(i) la formulation d’un programme line´aire en nombres entiers pour ce proble`me
d’ordonnancement; et (ii) la conception d’heuristiques prenant en compte la
me´moire plus performantes que les heuristiques de re´fe´rence HEFT et MinMin
sur une grande varie´te´ d’instances du proble`me. Les performances absolues de
ces heuristiques sont e´value´es sur de petits graphes, allant jusqu’a` 30 taˆches,
graˆce au programme line´aire.
Mots-cle´s : Ordonnancement, Contrainte Me´moire, Traverse´e de graphes,
Programme line´aire, Ressources he´te´roge`nes
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1 Introduction
Modern computing platforms are heterogeneous: a typical node is composed of
a multi-core processor equipped with a dedicated accelerator, such as a FPGA
or a GPU. These two computational units (cores and accelerator) are strongly
heterogeneous. To complicates matters, each unit comes with its dedicated
memory. Altogether, such an architecture with two computational resources
and two memory types, which we call a dual memory system hereafter, leads to
new challenges when scheduling scientific workflows on such platforms.
In recent work [10], we have introduced a simplified model to assess the
complexity of scheduling for dual-memory systems. We have studied various
traversals of tree-shaped task graphs, where each task was pre-assigned to one
resource type, and where the optimization goal was to minimize the amount of
memory of both types. In real-life, there are several complications: (i) tasks are
not pre-assigned but can be dynamically assigned to either resource; (ii) task
graphs are general DAGs rather then trees; and (iii) one aims at optimizing
total execution time (or makespan) while minimizing memory usage. However,
the simplified model was useful to assert the intrinsic difficulty of the problem:
it is NP-complete to decide whether there exists a tree traversal that satisfies
bounds on each memory usage: worse, it is impossible to approximate within a
constant factor pair both absolute minimum memory amounts. Here the abso-
lute minimum memory of a given type is computed when assuming an infinite
amount of memory of the other type. All theses results, although negative, have
laid the foundations of scheduling for dual-memory systems.
In this report, we adopt a pragmatic approach and address the general prob-
lem, that of scheduling general tasks graphs on dual-memory systems. The
objective is makespan minimization, while enforcing that memory capacities of
each type are not exceeded. Given the negative results listed above, there is
little hope to derive approximation algorithms. We lower our ambition and aim
at designing efficient heuristics for this problem, which we validate through an
extensive set of simulations for a variety of scientific benchmarks. However, one
major theory-oriented contribution of this report is the derivation of an Integer
Linear Program (ILP) formulation for the general problem. This linear program
turns out very intricate, due to expressing all constraints related to memory us-
age, and it has a large number of variables and constraints. Still, it enables us
to determine the optimal solution for small-size problems, up to 30 tasks, and
thereby to assess the optimal performance of our heuristics for small instances.
HEFT [17] is widely used for scheduling scientific workflows on heteroge-
neous resources. It is an extension of critical-path list-scheduling that schedules
the current ready task on the resource that will complete its execution as soon as
possible (given already taken scheduling decisions). By considering task comple-
tion instead of task initiation, HEFT is able to take CPU speed heterogeneity
into account. However, HEFT has no provision to optimize memory usage,
even for a single-memory system, and a fortiori for a dual-memory one. An-
other main contribution of this report is to introduce a memory-aware variant of
HEFT for dual-memory systems. Similarly, we design a memory-aware variant
of MinMin [4], another reference heuristic for DAGs where the next task to be
executed is selected dynamically (rather than according to some static criteria
as in HEFT): MinMin picks the ready task which has the smallest completion
time and executes it on the best available processor.
RR n° 8461
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The rest of the report is organized as follows. We start with a brief overview
of related work in Section 2. Then we detail the model and framework in
Section 3. Section 4 is devoted to expressing an optimal schedule in terms of
the solution of a complex ILP. We introduce the new heuristics in Section 5, and
assess their performance through an extensive set of simulations in Section 6.
Finally, we provide concluding remarks in Section 7.
2 Related work
2.1 Task graph scheduling
Computations with dependencies are naturally modeled through task graphs,
where nodes represent computational tasks and edges represent dependencies.
Task graph scheduling has been the subject of a wide literature, ranging from
theoretical studies to practical ones. On the theoretical side, the most used
techniques are list scheduling [6], clustering [15], and task duplication [2]. On the
practical side, task graphs have been widely used to model complex workflows
in grid computing [8]. Scheduling task graphs on grids is the subject of a wide
literature, and many tools exist to manage and schedule such workflows, such as
MOTEUR [9]. These tools usually include scheduling heuristics to map workflow
tasks onto available resources. These heuristics were often inherited from the
task graph scheduling literature, and were more or less adapted to cope with
the intrinsic heterogeneity of grid environments. The most famous task graph
scheduling algorithm for grids and heterogeneous platforms is HEFT [17], which
we use and adapt to our dual-memory context.
2.2 Scheduling with memory constraints
The problem of scheduling a task graph under memory constraints appears in
the processing of scientific workflows whose tasks require large I/O files. Such
workflows arise in many scientific fields, such as image processing, genomics or
geophysical simulations. The problem of task graphs handling large data has
been identified in [16] which proposes some simple heuristic solutions. Most
existing theoretical studies are restricted to tree-shaped task graphs, that arise
in some application domains such as the factorization of sparse matrices using
the multifrontal method [13, 12]. We refer the interested reader to our recent
paper [10] for an extended bibliography on adding memory constraints to the
problem of scheduling tree-shaped task graphs.
2.3 Hybrid computing
Hybrid computing consists in the simultaneous use of CPUs and GPUs to opti-
mize performance for high performance computing. Since CPUs and GPUs are
powerful for specific and different tasks, its is natural to schedule tasks on their
“favorite” resource, that is, the resource where their execution time is minimal.
This has successfully been achieved to increase performance in linear algebra
libraries [1, 11]. There also exist software tools that schedule an application
composed of tasks with both CPU and GPU implementations on hybrid plat-
forms: for instance, StarPU [3] optimizes the execution time of an application
RR n° 8461
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Figure 1: Description of the dual-memory platform.
by scheduling its tasks on multiple kinds of resources, based on predictions of
execution and data transfer times.
3 Model and framework
As stated above, we deal with general task graph traversals on a dual-memory
system, where each task can be executed on either of the two processing units,
that is, with its associated data in one of either memory. Dependencies are
in the form of input and output files: each task accepts a set of files as input
from each of its parent nodes in the DAG, and produces a set of files to be
consumed by each child node. We start this section by formally writing all the
constraints that need to be satisfied during a traversal. Finally, we state the
target optimization problem in Section 3.3.
3.1 Flow and resources constraints
We consider, in this report, a dual-memory heterogeneous platform with P1
identical processors which share the first memory and with P2 identical pro-
cessors which share the second memory. For clarity, in the rest of the report,
the first memory will be referred to as the blue memory and the P1 processors
sharing it will be called the blue processors. Similarly, the second memory and
its processors will be associated to the color red as depicted in Figure 1.
The application is described by a Directed Acyclic Graph D = (V,E) com-
posed of |V | = n nodes, or tasks, numbered from 1 to n. We let Children(i) =
{j ∈ V s.t. (i, j) ∈ E} denote the set of the children of i and Parents(i) = {j ∈
V s.t. (j, i) ∈ E} denotes the set of the parents of i. Dependencies imply a
topological order, where a parent node has to be processed before its children.
Here are some definitions:
• Each task i in the DAG requires a processing time of W
(1)
i on one of the
blue processors and a processing time ofW
(2)
i on one of the red processors.
• Each communication (i, j) ∈ E is instantaneous if nodes i and j are exe-
cuted on processors that belong to the same memory. Otherwise, the file
produced by node i and needed as input by node j has to be sent from
one memory to the other. This transfer takes Ci,j time units.
RR n° 8461
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For example, consider the toy example DAG Dex depicted in Figure 2. Task
T1 can be processed in W
(1)
1 = 3 time units on a blue processor and in W
(2)
1 =
1 time unit on a red processor. If tasks T1 and T2 are not executed on the
same memory, the communication (T1, T2) will take C1,2 = 1 time unit to be
processed. We point out that all communication times are set arbitrarily to 1
in this example (e.g., to account for a high start-up cost). Of course, an affine
formula (such as Ci,j = α+ βFi,j), or even arbitrary values, can be used in the
model.
T1 :
T2 : : T3
T4 :
W
(1)
1
= 3
W
(2)
1
= 1
W
(1)
3
= 6
W
(2)
3
= 3
W
(1)
2
= 2
W
(2)
2
= 2
W
(1)
4
= 1
W
(2)
4
= 1
F1,2 = 1
C1,2 = 1
F1,3 = 2
C1,3 = 1
F2,4 = 1
C2,4 = 1
F3,4 = 2
C3,4 = 1
Figure 2: Description of Dex.
Given an application DAG, our goal is to determine where each task should
be executed (the allocation) and at what time each task and communication
may be started (the starting times). The allocation is described by function
proc : V → J1, P1 + P2K where ∀i ∈ V , proc(i) represents the index of the
processor that processes task i. proc(i) ≤ P1 represents a blue processor while
proc(i) > P1 represents a red processor. The starting times are expressed as
two functions σ : V → R+ and τ : E → R+ where ∀i ∈ V , σ(i) represents
the starting time of task i and ∀(i, j) ∈ E, τ(i) represents the starting time of
communication (i, j).
LetWi be the actual processing time of task i in the schedule s = (σ, τ, proc):
Wi =
{
W
(1)
i if proc(i) ≤ P1
W
(2)
i otherwise
We note COMM i,j the actual time taken by communication (i, j) in the schedule
s = (σ, τ, proc):
COMM i,j =


0 if proc(i) ≤ P1 and proc(j) ≤ P1
0 if proc(i) > P1 and proc(j) > P1
Ci,j otherwise
A schedule s = (σ, τ, proc) of D is a valid schedule if it respects:
RR n° 8461
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Figure 3: Representation of schedule s1 for Dex.
• flow dependencies, ∀(i, j) ∈ E:{
σ(i) +Wi ≤ τ(i, j)
τ(i, j) + COMMi,j ≤ σ(j)
• resource constraints, ∀(i, j) ∈ V 2:
proc(i) = proc(j) =⇒


σ(i) ≤ σ(j) +Wj
or
σ(j) ≤ σ(i) +Wi
The makespan of the schedule is the finish time of the last task:
Makespan = max
i∈V
(σ(i) +Wi)
Back to the example Dex , on a dual-memory platform with one blue pro-
cessor and one red processor (P1 = P2 = 1), consider the following schedule s1
depicted in Figure 3 for :

σ1(T1) = 0, σ1(T2) = 2, σ1(T3) = 1, σ1(T4) = 5
τ1(T1, T2) = 1, τ1(T2, T4) = 4
proc1(T1) = 2, proc1(T2) = 2, proc1(T3) = 1
proc1(T4) = 2
Schedule s1 = (σ1, τ1, proc1) is a valid schedule for Dex, with Makespan = 6.
3.2 Memory constraints
As stated above, in our model, the dependencies are in the form of input and
output files. Each node i in the DAG has an input file of size Fj,i for each
j ∈ Parents(i). If i is not the root, its input file is produced by its parents;
if i is the root, then Parents(i) = ∅ and its input files may be of null size, or
RR n° 8461
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it may receive input from the outside world. Each non-terminal node i in the
DAG, when executed, produces a file of size Fi,j for each j ∈ Children(i). If i
is a terminal node, then Children(i) = ∅ and i produces a file of null size (we
consider that terminal data produced by terminal nodes are directly sent to the
outside world).
During the processing of a task i on one of the processors, the memory on
which this processor operates must contain all the input and output files. The
amount of memory MemReq(i) that is needed for this processing is thus:
MemReq(i) =

 ∑
j∈Parents(i)
Fj,i

+

 ∑
j∈Children(i)
Fi,j


For instance, in Dex, MemReq(T3) = F1,3+F3,4 = 4. Note that the memory
needed for the execution of the task itself can easily be accounted for, by adding
a fictitious parent task. After task i has been processed, its input files are
discarded, while its output files are kept in memory until the processing of its
children. Thus, for a schedule s = (σ, proc) of D , if a node i is processed by a
blue processor, the actual amount of blue memory used to process the node i is:
BlueMemUsed(s, i) =

 ∑
j∈Children(i)
Fi,j

+ ∑
e∈Sblue
Fe
where Sblue denotes the set of files (represented by the edges of D ) stored in
the blue memory, when the scheduler decides to execute task i. Note that Sblue
must contain the input files of task i. After the processing of node i, we have:
Sblue ← (Sblue\{(j, i), j ∈ Parents(i)})
∪ {(i, j), j ∈ Children(i)}
Of course, the same holds for RedMemUsed and Sred is i happens to be processed
by a red processor. Initially, the input file of the root is arbitrarily located in
Sblue.
Consider the schedule s1 depicted in Figure 3. The execution of task T1
uses RedMemUsed(T1) = F1,2 + F1,3 = 3 units of red memory. The execution
of task T2 uses BlueMemUsed(T2) = F1,2 + F2,4 = 2 units of blue memory. The
execution of task T3 uses RedMemUsed(T3) = F1,2+F1,3+F3,4 = 5 units of red
memory. And the execution of task T4 uses RedMemUsed(T4) = F2,4+F3,4 = 3
units of red memory.
Each time there is a data dependence between two tasks assigned to dif-
ferent memories, the output file of the source task has to be loaded from one
memory into the other. During the processing of the communication (i, j), both
memories contains the file of size Fi,j being copied. Thus, for instance, if i has
been assigned on a blue processor and j has been assigned on a red processor,
the amount of blue and red memory needed for this processing is Fi,j :
BlueMemReq(i, j) = Fi,j , RedMemReq(i, j) = Fi,j
After the communication has been processed, the input file from the blue
memory is discarded, while the output file is kept in the red memory until the
RR n° 8461
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processing of j. Thus, for a schedule s = (σ, proc) of T , the actual amounts of
memory used to process the communication (i, j) are:
BlueMemUsed(s, (i, j)) = Fi,j +
∑
e∈Sblue\{(i,j)}
Fe
RedMemUsed(s, (i, j)) = Fi,j +
∑
e∈Sred
Fe
Note that Sblue must contain the input file of task i. After the processing of the
communication (i, j) we have:
Sblue ← Sblue\{(i, j)}
Sred ← Sred ∪ {(i, j)}
It is important to state that communication (i, j) does not need to be fired
right after the execution of task i. The only constraint is that the processing of
communication (i, j) must follow the execution of i and precede the execution
of j. This flexibility in the schedule severely complicates the search for efficient
traversals.
3.3 Optimization problem
As stated above, we face an optimization problem under memory constraints.
Thememory peak is the maximum usage of each memory over the whole schedule
s = (σ, proc) of the DAG D , and is defined for the blue and the red memory by:
Msblue(D) = max
i
BlueMemUsed(s, i)
Msred(D) = max
i
RedMemUsed(s, i)
In practical settings, the amount of memory at disposal is limited. Let note
M (blue) and M (red) the bounds on the blue and the red memories. We aim at
finding the optimal schedule sopt(M
(blue),M (red)) of the DAG D , defined as the
schedule with minimal makespan among all schedules s that does not require
more memory than available, i.e., that enforce the bounds on memory peaks:
Msblue(T ) ≤ M
(blue) and Msred(T ) ≤ M
(red). From [10], we know that this
problem is NP-complete, even without any makespan constraint.
Back to the schedule s1 described in Figure 3, assume a dual-memory plat-
form with one blue processor and one red processor. We compute that s1 uses
Ms1blue(Dex) = 2 units of blue memory and M
s1
red(Dex) = 5 units of red memory.
If we set the memory bounds M (blue) = M (red) = 5, it is clear that s1 is the
optimal schedule. But if we set M (blue) =M (red) = 4, s1 is no longer an accept-
able schedule. In this case, the optimal schedule for Dex will be s2, the schedule
depicted in Figure 4. Schedule s2 has a smaller memory peak than s1 but has
a larger Makespan = 7. This small example illustrates the necessary tradeoff
between memory and makespan.
RR n° 8461
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Figure 4: Representation of schedule s2
4 ILP formulation
In this section, we describe how to compute an optimal schedule σopt through
a computationally expensive ILP (Integer Linear Program). The objective is
twofold: (i) to provide an optimal solution for small instances and (ii) to compare
the heuristics presented in the following section with the optimal schedule, to
evaluate their absolute quality.
Our approach is motivated by the successful attempt to derive such an ILP
formulation for several variants of the DAG scheduling problems, such as [18,
7]. However, to the best of our knowledge, none of the existing ILP handles
the memory usage of the schedule. A major contribution of this report is the
introduction of additional constraints that enforce memory constraints, as those
described in Section 3.2.
The variables used by our linear program are listed in Figure 5. The ti’s
and τij ’s variables represent the starting time of the tasks and of the commu-
nications. M is the makespan value to minimize. The pi’s and bi’s variables
describe the allocation of task i on the resources and are used to compute the
value of the wi’s variables, which represent the actual computing time of task i.
The ǫij ’s and δij ’s variables are used to enforce resources constraints. Finally,
to compute the amount of memory used by the schedule at any time, we need
to know the order in which all tasks and communications are processed. This
is achieved through variables σij , σ
′
kij , mij , m
′
kij , cijk, c
′
ijkp, dijk and d
′
ijkp.
These numerous variables are needed to ensure that the schedule is properly
defined, and that we precisely know which tasks are processed and which data
are present in a given memory at any time, to ensure that the memory usage is
kept below the prescribed bound.
Due to the numerous variables that describe a schedule, the linear program
counts a large number of constraints to ensure that these variables correspond
to their definition given in Figure 5. For the sake of completeness, we give the
whole linear program in Figure 6, and we detail the most significant constraints
below.
Constraints (1) to (25) describes a schedule of the DAG onto the heteroge-
neous platform, and have nothing to do with memory constraints. They also
RR n° 8461
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M makespan of the corresponding schedule
ti starting time of task i
τij starting time of communication (i, j)
pi index of the processor where the task i is to be executed
bi equal to 0 if task i is executed on the red memory and 1 if it is executed on the blue memory
wi actual computing time of task i in the corresponding schedule
ǫij equal to 1 if the processor index of task i is strictly less than that of task j and 0 otherwise
δij equal to 1 if task i and task j are executed on the same memory and 0 otherwise
σij 1 if task i finishes before task j starts and 0 otherwise
σ′kij equal to 1 if task k finishes before communication (i,j) starts and 0 otherwise
mij equal to 1 if task i starts before task j starts and 0 otherwise
m′kij equal to 1 if task k starts before communication (i,j) starts and 0 otherwise
cijk equal to 1 if communication (i, j) starts before task k starts and 0 otherwise
c′ijkp equal to 1 if communication (i, j) starts before communication (k, p) starts and 0 otherwise
dijk equal to 1 if communication (i, j) finishes before task k starts and 0 otherwise
d′ijkp equal to 1 if communication (i, j) finishes before communication (k, p) starts and 0 otherwise
Figure 5: Variables of the linear program
ensure that communication times are respected when a data needs to be moved
from one memory to another. Here is a short description of these constraints:
• Constraint (1) ensures that variable M representing the makespan will be
larger than or equal to the completion time of the last task.
• Constraint (2) ensures that communication (i, j) starts after the comple-
tion of task i.
• Constraints (3) ensures that task j starts after the completion of every
possible communication (i, j). We can note that, since δij = 1 if and only
if task i and j are executed on the same memory, (1− δij)Cij is the actual
processing time of communication (i, j).
• In Constraints (4a) and some of the following ones, we need an upper
bound Mmax on the possible value of M . This bound is set arbitrarily
to Mmax =
∑
i∈V W
(1)
i +
∑
i∈V W
(2)
i +
∑
(i,j)∈E Ci,j . Constraints (4a),
(4b) and (14) ensure that mi,j and mj,i are correctly defined: mi,j = 1 if
tj > ti, mi,j = 0 if tj > ti and if tj = ti, at least one between mij and mji
is equal to 1. This is important when computing the amount of memory
in Constraint (26).
• Similarly Constraints (5a) to (18) ensure that m′kij ’s, σij ’s, σ
′
kij ’s, cijk’s,
c′ijkp’s, dijk’s, d
′
ijkp’s, ǫ
′
ij ’s and bi’s variables are well defined.
• Constraint(19) ensures that task ordering is defined consistently, even for
tasks with zero processing time (such tasks will appear when pipelining
communications in Section 6).
• Constraint (20) ensures that if communication (i, j) starts before task
k starts, task i must finish before task k starts. Similarly Constraints
(21) and (22) ensure that the linear program defines a valid schedule for
communications and tasks.
• Constraints (23) ensures that δij ’s variables are well defined, i.e., δij = 1
if and only if bi = bj .
• Constraints (24a) and (24b) ensure that wi’s variables are well defined,
i.e., wi =W
(1)
i if and only if bi = 0 and wi =W
(2)
i if and only if bi = 1.
• Constraint (25) represents resource constraints as seen in Section 3.1: if
two tasks are running at the same time, they are not on the same processor.
Finally, Constraint (26) deals with memory constraints, and ensures that
RR n° 8461
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mint,p,σ,ǫ M
∀i ∈ V, ti + wi ≤M (1)
∀(i, j) ∈ E, ti + wi ≤ τij (2)
∀(i, j) ∈ E, τij + (1− δij)Cij ≤ tj (3)
∀i 6= j ∈ V, tj − ti −mijMmax ≤ 0 (4a)
∀i 6= j ∈ V, tj − ti + (1−mij)Mmax ≥ 0 (4b)
∀k ∈ V, ∀(i, j) ∈ E, τij − tk −m
′
kijMmax ≤ 0 (5a)
∀k ∈ V, ∀(i, j) ∈ E, τij − tk + (1−m
′
kij)Mmax ≥ 0 (5b)
∀i 6= j ∈ V, tj − ti − wi − σijMmax ≤ 0 (6a)
∀i 6= j ∈ V, tj − ti − wi + (1− σij)Mmax ≥ 0 (6b)
∀k ∈ V, ∀(i, j) ∈ E, τij − tk − wk − σ
′
kijMmax ≤ 0 (7a)
∀k ∈ V, ∀(i, j) ∈ E, τij − tk − wk + (1− σ
′
kij)Mmax ≥ 0 (7b)
∀k ∈ V, ∀(i, j) ∈ E, tk − τij − cijkMmax ≤ 0 (8a)
∀k ∈ V, ∀(i, j) ∈ E, tk − τij + (1− cijk)Mmax ≥ 0 (8b)
∀(k, p) 6= (i, j) ∈ E, τkp − τij − c
′
ijkpMmax ≤ 0 (9a)
∀(k, p) 6= (i, j) ∈ E, τkp − τij + (1− c
′
ijkp)Mmax ≥ 0 (9b)
∀k ∈ V, ∀(i, j) ∈ E, tk − τij − (1− δij)Cij − dijkMmax ≤ 0 (10a)
∀k ∈ V, ∀(i, j) ∈ E, tk − τij − (1− δij)Cij + (1− dijk)Mmax ≥ 0 (10b)
∀(k, p) 6= (i, j) ∈ E, τkp − τij − (1− δij)Cij − d
′
ijkpMmax ≤ 0 (11a)
∀(k, p) 6= (i, j) ∈ E, τkp − τij − (1− δij)Cij + (1− d
′
ijkp)Mmax ≥ 0 (11b)
∀i, j ∈ V, pj − pi − ǫij |P | ≤ 0 (12a)
∀i 6= j ∈ V, pj − pi − 1 + (1− ǫij)|P | ≥ 0 (12b)
∀i ∈ V, pi − |P0| − |P |bi ≤ 0 (13a)
∀i ∈ V, pi − |P0| − 1 + (1− bi)(|P |+ 1) ≥ 0 (13b)
∀i, j ∈ V, mij +mji ≥ 1 (14)
∀i, j ∈ V, σij + σji ≤ 1 (15)
∀(i, j) ∈ E, ∀k ∈ V, m′kij + cijk ≥ 1 (16)
∀(i, j), (k, p) ∈ E, c′ijkp + c
′
kpij ≥ 1 (17)
∀(i, j), (k, p) ∈ E, d′ijkp + d
′
kpij ≤ 1 (18)
∀i ∈ V, ∀k ∈ V, mik ≥ σik (19)
∀(i, j) ∈ E, ∀k ∈ V, σik ≥ cijk (20)
∀(i, j) ∈ E, ∀k ∈ V, cijk ≥ dijk (21)
∀(i, j) ∈ E, ∀k ∈ V, dijk ≥ mjk (22)
∀i, j ∈ V, δij ≤ 1 + bi − bj , δij ≤ 1 + bj − bi,
δij ≥ bi + bj − 1 and δij ≥ 1− bi − bj (23)
∀i ∈ V, wi ≥ biW
(2)
i + (1− bi)W
(1)
i (24a)
∀i ∈ V, wi ≤ biW
(2)
i + (1− bi)W
(1)
i (24b)
∀i 6= j ∈ V, σij + σji + ǫij + ǫji ≥ 1 (25)
∀i ∈ V,
∑
(k,p)∈E(δik(mki − dkpi) + δip(ckpi − σpi))Fkp
≤ biMblue + (1− bi)Mred (26)
∀(i, j) ∈ E,
∑
(k,p)∈E(δkj(m
′
kij − d
′
kpij) + δpj(c
′
kpij − σ
′
pij))Fkp
≤ bjM
(blue) + (1− bj)M
(red) + δijMmax (27)
Figure 6: Constraints of the ILP.
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the model defined in Section 3.2 is observed at the beginning of each task i.
Specifically, biMblue + (1 − bi)Mred is the memory bound on the memory on
which task i is executed. When i is started, we ensure that the sum of the
files stored in the corresponding memory when we start task i is smaller than
this bound. We claim that ∀(k, p) ∈ E, the file of size Fkp will be in the
corresponding memory when task i starts if and only if either ”task i and task
k are in the same memory and we started task k but communication (k, p)
is not finished yet” or ”task i and task p are in the same memory and we
started communication (k, p) but task p is not finished yet”. This explains
Constraint (26). Similarly Constraint (27) ensures that the memory constraint
is respected at the beginning of every communication (i, j).
Constraints (26) and (27) are not linear. However, they can be linearized
using the technique presented in [18, 7]. To do so, we introduce the variables
αkpi = δik(mki − dkpi), βkpi = δip(ckpi − σpi), α
′
kpi = δkj(m
′
kij − d
′
kpij) and
β′kpij = δpj(c
′
kpij − σ
′
pij). Constraints (26) and (27) are then replaced by the
constraints in Figure 7.
∀i ∈ V,
∑
(k,p)∈E(αkpi + βkpi)Fkp
≤ biM
(red) + (1− bi)M
(blue) (26)
∀i ∈ V, ∀(k, p) ∈ E, αkpi ≥ δik +mki − dkpi − 1 (26a)
∀i ∈ V, ∀(k, p) ∈ E, 2αkpi ≤ δik +mki − dkpi (26b)
∀i ∈ V, ∀(k, p) ∈ E, βkpi ≥ δip + ckpi − σpi − 1 (26c)
∀i ∈ V, ∀(k, p) ∈ E, 2βkpi ≤ δip + ckpi − σpi (26d)
∀(i, j) ∈ E,
∑
(k,p)∈E(α
′
kpij + β
′
kpij)Fkp
≤ biM
(red) + (1− bi)M
(blue) + δijMmax (27)
∀(i, j) ∈ E, ∀(k, p) ∈ E, α′kpij ≥ δkj +m
′
kij − d
′
kpij − 1 (27a)
∀(i, j) ∈ E, ∀(k, p) ∈ E, 2α′kpij ≤ δkj +m
′
kij − d
′
kpij (27b)
∀(i, j) ∈ E, ∀(k, p) ∈ E, β′kpij ≥ δpj + c
′
kpij − σ
′
pij − 1 (27c)
∀(i, j) ∈ E, ∀(k, p) ∈ E, 2β′kpij ≤ δpj + c
′
kpij − σ
′
pij (27d)
Figure 7: Linearization of the last two constraints of the ILP.
For an arbitrary DAG D = (V,E) with |V | = n nodes and |E| = m edges,
the ILP has O(m2 +mn) variables and O(m2 +mn) constraints.
5 Heuristics
Given the complexity of optimizing the makespan under memory constraints,
we propose two heuristics in this section, MemHEFT and MemMinMin. The
key idea is to add memory awareness to the design of traditional scheduling
heuristics.
5.1 The MemHEFT algorithm
MemHEFT is based on HEFT (Heterogeneous Earliest Finish Time) [17]. The
HEFT algorithm is highly competitive and widely used to schedule static DAGs
on heterogeneous platforms with a low time complexity. HEFT has two major
phases: a task prioritizing phase for computing the priorities of all tasks , and a
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processor selection phase for allocating each task (in the order of their priorities)
to their best processor, defined as the one which minimizes the task finish time.
TheMemHEFT algorithm follows the same pattern asHEFT. In our model,
there are only two processor types, hence each selected task will be mapped on
one of two candidates, namely the processors with earliest available time in
each type. In other words, the processor selection phase can be renamed as
the memory selection phase. In addition, MemHEFT checks memory usage, as
explained below.
Task prioritizing phase. This phase is the same as in HEFT and requires
the priority of each task to be set with the upward rank value, rank(i), which
is based on mean computation and mean communication costs:
∀i ∈ V, rank(i) =
W
(red)
i
+W
(blue)
i
2
+ max
j∈Children(i)
{rank(j) +
Ci,j
2
}
where δ+(i) denotes the immediate successors of task i. The task list is gen-
erated by sorting the tasks by non-increasing order of rank(i). Tie-breaking is
done randomly.
Memory selection phase. For each selected task i and for each memory
µ ∈ {red, blue}, we have to compute EST (µ)(i) the earliest execution start time
of task i on memory µ (derived from a given partial schedule). This earliest
execution start time has to take into account (i) resource, (ii) precedence, and
(iii) memory constraints.
From a resource perspective, task i can not be executed on memory µ before
one of the processors operating on memory µ is available. Thus resource EST (µ)(i),
the earliest start time of task i on memory µ from a resource point of view, can
be expressed as:
resource EST (µ)(i) = min
proc in µ mem
{avail[proc]}
where avail[proc] is the finish time of the last task assigned to proc in the partial
schedule.
From a precedence perspective, all immediate predecessors j ∈ Parents(i) of
task i must have been scheduled. Thus precedence EST (µ)(i) , the earliest start
time of task i on memory µ from a precedence point of view, can be expressed
as:
precedence EST (µ)(i) = max
j∈Parents(i)
{AFT (j) + δ
(µ)
j Cj,i}
where δ
(µ)
j = 0 is task j is executed on memory µ, 1 otherwise, and AFT (j) is
the actual finish time of task j in the partial schedule.
From a memory perspective, we have to keep trace of the memory consump-
tion of our schedule to ensure that it does not violate the memory constraints.
Thus, the MemHEFT algorithm maintains for each memory µ the function
free mem(µ)(t) that represents the amount of the µ memory available at time t
in the partial schedule. Here free mem(µ) is a staircase function (the definition
space R can be partitioned in a finite number of intervals where free mem(µ)
is constant) that can be stored as a list of couples [(x1, val1), .., (xℓ, valℓ)] such
that:
∀i ∈ [1, ℓ− 1], ∀t ∈ [xi, xi+1[, free mem
(µ)(t) = vali
and ∀t ≥ xℓ, free mem
(µ)(t) = valℓ. Note that valℓ can be non-zero since the
partial schedule may keep some files Fi,j stored in the memories if task i has
been scheduled but task j has not.
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Thus, to process task i on memory µ at time t without violating memory
constraints, there must be enough available memory to store all the input files
of task i that were not stored on memory µ yet, and all its output files. Thus,
the earliest start time of task i on memory µ from the memory point of view
can be expressed as:
task mem EST (µ)(i) = min {t, such as ∀t′ ≥ t,
free mem(µ)(t′) ≥
∑
j∈Parents(i)
(1− δ
(µ)
j )Fj,i +
∑
j∈Children(i)
Fi,j}
If free mem(µ) is stored as a list of size ℓ, task mem EST (µ)(i) can be computed
in time O(ℓ).
The MemHEFT algorithm enforces that when a task i is assigned to the
memory µ, every communication (j, i) ∈ E such as δ
(µ)
j = 0 will start as late as
possible, and will all have a processing time C
(µ)
i = max(j,i)∈E{(1− δ
(µ)
j )Ci,j}.
Thus, to process task i on memory µ, the earliest start time of every communi-
cation (j, i) ∈ E from the memory point of view can be expressed as:
comm mem EST (µ)(i) = min {t, such as ∀t′ ≥ t,
free mem(µ)(t′) ≥
∑
j∈Parents(i)
(1− δ
(µ)
j )Fj,i}
If free mem(µ) is stored as a list of size ℓ, comm mem EST (µ)(i) can be com-
puted in time O(ℓ).
Finally, the earliest execution start time of task i on memory µ will be
expressed as:
EST (µ)(i) = max {resource EST (µ)(i),
precedence EST (µ)(i),
task mem EST (µ)(i),
comm mem EST (µ)(i) + C
(µ)
i }
The selected task i is assigned to the memory µmin that minimizes its earliest
finish time EFT (µ)(i) = EST (µ)(i)+W
(µ)
i and then, to the proc that minimizes
the idle time EST (i, µmin)− avail proc(proc).
5.2 The MemMinMin algorithm
The MemMinMin algorithm does not include a task prioritizing phase but dy-
namically decides the order in which tasks are mapped onto resources. It is
the memory-aware counterpart of the MinMin heuristic [4]. Indeed, at each
step, MemMinMin maintains the set available tasks representing the tasks
whose predecessors have already been scheduled. Then it selects the task
imin inavailable tasks and the memory µmin ∈ {red, blue} that minimizes EFT
(µ)(i)
as defined in Section 5.1 (computed from a partial schedule). For a DAG D with
|V | = n nodes and |E| = m edges, both heuristics have a worst-case complexity
of O(n2(n+m)).
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Algorithm 1: MemHEFT
Data: task graph (V,E), processing times (W
(red)
i ,W
(blue)
i ), data sizes Fi,j ,
communication times Ci,j , and memory bounds (M
(blue),M (red))
Result: A mapping of the tasks onto the processors
foreach task i in a reverse topological order of the graph do
ranki ←
1
2 (W
(red)
i +W
(blue)
i ) + maxj∈δ+(i)(rankj +
Ci,j
2 )
end
sorted tasks ← sorted list of tasks by non-increasing order of ranki values
free mem(red) ←M (red), free mem(blue) ←M (blue)
foreach processor p do avail proc(p)← 0
while sorted tasks is not empty do
index ← 0
while index < size of sorted tasks do
i← sorted tasks[index ]
for µ ∈ {red, blue} do
Compute resource EST (µ)(i), precedence EST (µ)(i),
task mem EST (µ)(i), comm mem EST (µ)(i), and EFT (µ)(i)
end
if EFT (red)(i) < +∞ or EFT (blue)(i) < +∞ then
Assign task i to the memory µ that minimizes EFT (µ)(i) and, then,
to the processor p that minimizes EFT (i, µ)− avail proc(p)
Schedule communications (j, i) to start at EFT (i, µ)−W
(µ)
i − C
(µ)
i
Remove task i from sorted tasks
Update free mem(red), free mem(blue), and avail proc
break
else
if index < size of sorted tasks - 1 then
index ++
continue
else
Error(”The graph can not be process within the memory
bounds”)
end
end
end
end
6 Simulation results
In this section, we conduct several simulations to compare the two heuristics
MemHEFT and MemMinMin proposed in Section 5, and to assess their ab-
solute performance w.r.t. to the (optimal) ILP solution (Section 4). For each
heuristic, we compute its makespan for various amounts of the available blue
and red memories. The heuristics have been implemented in Python 2.7. Source
code for all the algorithms, heuristics and simulations is publicly available at
http://perso.ens-lyon.fr/julien.herrmann/. The optimal makespan for
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Algorithm 2: MemMinMin
Data: task graph (V,E), processing times (W
(red)
i ,W
(blue)
i ), data sizes Fi,j ,
communication times Ci,j , and memory bounds (M
(blue),M (red))
Result: A mapping of the tasks onto the processors
available tasks ← list of sources of graph (V,E)
finished tasks ← ∅
free mem(red) ←M (red), free mem(blue) ←M (blue)
foreach processor p do avail proc(p)← 0
while available tasks is not empty do
foreach task i in available tasks do
for µ ∈ {red, blue} do
Compute resource EST (µ)(i), precedence EST (µ)(i),
task mem EST (µ)(i), comm mem EST (µ)(i), and EFT (µ)(i)
end
end
if for each task i in available tasks, EFT (red)(i) = +∞ and
EFT (blue)(i) = +∞ then
Error(”The graph can not be process with this memory bounds”)
else
Let imin be the task with minimal value of EFT
(µ)(i) and µmin
corresponding memory
Assign task imin to the memory µmin and, then, to the processor p that
minimizes EFT (imin, µmin)− avail proc(p)
Schedule communications (j, imin) to start at
EFT (imin, µmin)−W
(µmin)
i − C
(µ)
i
finished tasks ← finished tasks ∪ {imin}
Add in available tasks all tasks not in finished tasks and whose
predecessors are all in finished tasks
Update free mem(red), free mem(blue), and avail proc
end
end
small graphs has been computed by solving the ILP using the IBMr ILOGr
CPLEXr Interactive Optimizer 12.5.0.0.
6.1 Experimental setup
We use four different sets of DAGs: (i) two synthetic sets (randomly gener-
ated) of different sizes ,SmallRandSet, and LargeRandSet; and (ii) two
applicative sets (from linear algebra benchmarks), LUSet and CholeskySet.
6.1.1 Random task graphs
The first and second sets are random DAGs, generated using the Directed
Acyclic Graph GENerator (DAGGEN)1. DAGGEN uses four popular parame-
ters to define the shape of the DAG: size, width, density and jumps.
1The code for the generator is publicly available at https://github.com/frs69wq/daggen.
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• The size determines the number of node in the DAG. Nodes are organized
in levels.
• The width determines the maximum parallelism in the DAG, that is the
number of tasks in the largest level. A small value leads to ”chain” graphs
and a large value to ”fork-join” graphs.
• The density denotes the number of edges between two levels of the DAG,
with a low value leading to few edges and a large value to many edges.
• Finally random edges are added that go from level l to levels l + 1 . . . l +
jumps.
The first two parameters take values between 0 and 1. This DAG generation
procedure is similar to the one used in [14].
SmallRandSet is a set of 50 randomly generated DAGs using values size =
30, width = 0.3, density = 0.5 and jumps = 5. Then, for each node, the values
W
(1)
i and W
(2)
i are randomly chosen between 1 and 20 and, for each edge, the
values Ci,j and Fi,j are randomly chosen between 1 and 10. One graph of
SmallRandSet is depicted in Figure 8.
LargeRandSet is a set of 100 randomly generated DAGs using values
size = 1000, width = 0.3, density = 0.5 and jumps = 5. Then, for each node
and each edge, the valuesW
(1)
i ,W
(2)
i , Ci,j and Fi,j are randomly chosen between
1 and 100. One graph of LargeRandSet is depicted in Figure 9.
6.1.2 Linear algebra task graphs
The third and four sets contain representative DAGs from dense linear algebra
kernels.
LUSet contains DAGs representing the task graph of the LU factorization
of a tiled square matrix. At each step of this factorization, the diagonal tile
is factored with a GETRF kernel, the first row and the first column of tiles
are eliminated with a TRSM kernel, and the remaining tiles are updated with
a GEMM kernel. Another step of the LU factorization is then applied on the
trailing matrix involving a workflow dependencies among the kernels working
on the same tiles.
CholeskySet contains DAGs representing the task graph of the Cholesky
factorization of tiled symmetrical matrix. At each step of this factorization,
the diagonal tile is factored with a POTRF kernel, the first column and the
diagonal of tiles are processed with respectively a TRSM and a SYRK kernel,
and the remaining tiles are updated with a GEMM kernel. Another step of
the Cholesky factorization is then applied on the trailing matrix involving a
workflow dependencies among the kernels working on the same tiles.
More details on the tiled LU and Cholesky factorizations can be found in [5].
The classic DAGs of both factorizations do not exactly fit our model, as the
output of a node (typically the kernel used for factoring a diagonal tile) may
be used as an input for several other tasks. Hence we add a linear pipeline of
fictitious null-size tasks that models the broadcast of the output to the target
tasks. The DAG for the LU factorization of a n×n tiled matrix has 43n
3 nodes,
whereas the DAG for the Cholesky factorization has 23n
3 nodes (and there are
O(n2 fictitious tasks).
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Figure 8: One DAG in SmallRandSet.
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Figure 9: One DAG in LargeRandSet.
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Kernels getrf gemm trsm l trsml u potrf syrk
Running time in ms 450 1450 990 830 450 990
Table 1: Average performance of the linear algebra kernels on a 192× 192 tile
The running times of the linear kernels have been measured on the mirage
platform, an heterogeneous system composed of two Intel hexacore processors
X5650 at 2.67 GHz having 12 MB of L3 cache for a total of 12 cores and 36
GB of main memory, equipped with three NVIDIA Tesla M2070 GPUs having
6 GB of memory each. We associate the blue processors to the CPUs and the
red processors to the GPUs. The running times were estimating by performing
measurement with the MAGMA library [1] (using tiles of size 192×192 in double
precision) and are given in Table 1.
For communication costs, the average observed time to send one tile from a
CPU to a GPU was approximatively 50 ms, thus all Ci,j have been set to this
value. The files sent and received by the tasks contain the value of the tiles.
Since all tiles have the same size, we consider that for each edge (i, j) in the
DAG, Fi,j = 1, one unit of memory corresponding to one tile.
6.2 Results
6.2.1 SmallRandSet
To assess the absolute performance of the heuristics, we compare them to the
optimal schedule found by the ILP described in Section 4. Note that Small-
RandSet is the only set for which the ILP is able to compute a solution in a
reasonable time. We aim at finding a schedule for each DAGs in SmallRand-
Set with the smallest makespan as possible and under the same memory bound
for each memory M (blue) =M (red) =M (bound).
First, we compute for each DAG D the makespan MakespanHEFT returned
by the classical memory-oblivious HEFT algorithm and its maximum usage
of each memory MHEFTblue (D) and M
HEFT
red (D). The idea is that the classical
HEFT algorithm will not be able to schedule D on a platform with less than
these amounts of blue and redmemory. It is also clear that if the memory bounds
respect M (blue) ≥MHEFTblue (D) and M
(red) ≥MHEFTred (D), MemHEFT will take
exactly the same decisions asHEFT. Thus ifM (bound) ≥ max (MHEFTblue (D),M
HEFT
red (D)),
the performance of MemHEFT will be the same as that of HEFT. Figure 10
reports the performances of MemHEFT and MemMinMin if M (bound) = α ×
max (MHEFTblue (D),M
HEFT
red (D)) with α ∈ [0, 1] being the relative memory com-
pared to the amount needed by HEFT. Plain lines show the ratio of the average
makespan of our heuristics, and of the solution returned by the ILP, over the
makespan of HEFT. The average is computed over all DAGs successfully sched-
uled with the given memory bounds (to be read on the left scale). Dotted lines
show the fraction of DAGs in SmallRandSet that our heuristics manage to
schedule with the given memory bounds (to be read on the right scale).
We see that MemHEFT and MemMinMin are really close to the optimal
makespan when large amounts of memory are available. MemMinMin provides
better results with a makespan overhead smaller than 50% w.r.t. HEFT, even
when memory becomes critical. The dotted lines for MemHEFT and Mem-
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Figure 10: Results for SmallRandSet.
0 10 20 30 40 50 60 70
Memory
0
50
100
150
200
250
M
a
k
e
sp
a
n
HEFT
MINMIN
MEMHEFT
MEMMINMIN
Lower bound
Figure 11: Makespan for the DAG in SmallRandSet depicted in Figure 8.
MinMin in Figure 10 are indistinguishable, which means that both heuristics
roughly fail on the same instances when memory becomes critical. MemHEFT
and MemMinMin both fail to provide a feasible schedule when the memory
bounds is smaller to 35% of the amount required by HEFT. However, the ILP
shows that there exists a feasible schedule for approximately 70% of the DAGs
in SmallRandSet with this memory bound. Our heuristics can provide a fea-
sible schedule for every DAGs in SmallRandSet when the memory bound is
greater than 75% of the amount required by HEFT, whereas, in theory, every
DAGs can be scheduled down to 60% of this amount. In addition to the global
view for SmallRandSet, detailed results for the DAG of Figure 8 are provided
in Figure 11.
6.2.2 LargeRandSet
The same experimental procedure has been applied to LargeRandSet, except
that the optimal schedule cannot be computed in reasonable time anymore. The
average relative makespan of our heuristics are depicted in Figure 12. We see
that both MemHEFT and MemMinMin succeed to schedule all the DAGs in
LargeRandSet with only 30% of the memory required by the classical HEFT
algorithm. The average makespan of the schedules returned by MemHEFT de-
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Figure 12: Results for LargeRandSet.
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Figure 13: Makespan for the DAG in LargeRandSet depicted in Figure 9.
creases almost linearly with the amount of available memory. Furthermore, for
large amounts of memory, MemHEFT provides slightly better results, while
MemMinMin is clearly the best heuristic when memory is critical. MemMin-
Min provides only a 20% makespan overhead compared to HEFT while us-
ing 5 times less memory. Finally both heuristics can schedule every DAGs in
LargeRandSet when the memory bounds is larger than 30% of the amount re-
quired by HEFT. Finally, specific results for the one DAG depicted in Figure 9
are provided in Figure 13.
6.2.3 LUSet and CholeskySet
We provide results for numerical algebra sets corresponding to a 13×13 tiled ma-
trix. Figure 14 depicts the results for LU factorization, whereas Figure 15 deals
with Cholesky factorization. Contrarily to the previous section, MemMinMin
seems to be the best heuristic when large amounts of memory are available.
For both applications, MemHEFT has a 10% makespan overhead compared
to MemMinMin when large amounts of memory are available, but it requires
far less memory to provide a feasible schedule. Indeed, Figure 14 shows that
MemMinMin fails to schedule the LU factorization when each memory does not
have enough space to store 155 tiles. However, MemHEFT can still provide
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Figure 14: MemHEFT and MemMinMin results on the DAG representing an
LU factorization of a 13× 13 tiled matrix.
Figure 15: MemHEFT and MemMinMin results on the DAG representing an
Choleski factorization of a 13× 13 tiled matrix.
a feasible schedule with half available memory. This comes from the fact that
in numerical algebra DAGs, a lot of non critical tasks are released early in the
process and will eventually be immediately scheduled by MemMinMin, thereby
filling up the memory. On the contrary, MemHEFT will focus on the critical
path of the DAG. Actually MemHEFT fails whenM (bound) ≈ 85 which approx-
imately corresponds to the amount needed to store all the 13 × 13 = 169 tiles
of the matrix on both memories. Since Cholesky factorization is performed on
the lower half of the matrix (94 tiles), the results for the Cholesky factorization
lead to similar conclusions.
Overall, both memory-aware heuristics achieve quite satisfactory trade-offs.
In most cases, they are able to drastically reduce the amount of memory needed
by HEFT or MinMin, at the price of a relatively small increase in execution
time. For small graphs, their absolute performance is close to the optimum as
soon as half the memory required by HEFT is available.
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7 Conclusion
We have investigated the problem of scheduling a task graph on a dual-memory
system, i.e. an heterogeneous platform made of two types of memories, with
several processors attached to each memory. Dual-memory systems include
emerging hybrid computing platforms, which usually includes one or several ac-
celerators (such as GPU) in addition to multicore CPUs. Our first contribution
is to propose a simple model that captures the complexity of the problem. Given
the NP-hardness of the problem (which follows from the complexity of the prob-
lem on trees, investigated in [10]), we have proposed several approaches. We
first provide an exact resolution through the design of an intricate ILP which is
able to compute an optimal schedule for medium-size instances (up to 30 tasks).
Then, we propose two memory-aware heuristics for larger instances, which are
the counterparts of the classical HEFT and MinMin algorithms. We have
studied the performance of these new heuristics through extensive simulations
on different task graphs, and compared them to the optimal solution for small
instances.
An interesting future work would be to include some of the proposed heuris-
tics in an actual runtime toolkit for hybrid platform such as StarPU [3]. It
would also be of interest to adapt the heuristics to more complex platforms,
such as hybrid platforms with several types of accelerators, and/or including
more than two memories.
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